Skip to content

IO timing margin problem #22

Description

@sicajc

Hello, I am trying to use cacti to model the 3D-DRAM model, but stumble upon a problem, I run the default 3DDRAM_Samsung3D9Gb_extenened.cfg but get this weird IO Timing Margin and Voltage Margin. Is this a bug? Or has anyone encountered or solve this problem? Thanks.

image

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions