Clarification on number of cores considered for Verilator simulation

[yswntht]

Hi @purplelegant ,

May I check with you on number of cores considered for Verilator simulation? I'm asking because many places I notice that signals for core2 and core3 are commented out.

Looking forward for your clarification.

Thanks,
Yash