Skip to content

Latest commit

 

History

History
5 lines (4 loc) · 267 Bytes

File metadata and controls

5 lines (4 loc) · 267 Bytes

Flutsch HDL

This is the home of the FLUTSCH Hardware Description Language. FLUTSCH is an acronym and stands for Fast Logiver Unified Tool for Simulation and Covalidation of Hardware.

This is a project to try to get out of the cul-de-sac of SystemVerilog and VHDL.