Skip to content

missing verilog entry in background.js #106

@hertzware

Description

@hertzware

Hi,

Verilog language is missing its entry in Background.js please add below

 verilog:     ['v', 'vh']

Thanks!

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions