Name		Name	Last commit message	Last commit date
Latest commit History 3 Commits
rtl		rtl
test		test
.gitignore		.gitignore
README.md		README.md
run.do		run.do

Repository files navigation

Biscuit

The lightweight RISCV core.

More info at:

https://www.circuitden.com/blog/26

About

The lightweight RISCV core.

www.circuitden.com/blog/26

embedded fpga riscv verilog verilog-hdl riscv32 softcore softcore-processor-design

Report repository

Releases

No releases published

Packages

Contributors

Languages

SystemVerilog 98.2%
Other 1.8%