Skip to content
View 3a3del's full-sized avatar

Block or report 3a3del

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
3a3del/README.md

visitors

πŸ“– π™°πš‹πš˜πšžπš π™ΌπšŽ

  • πŸŽ“ πš‚πšπšžπšπš’πš’πš—πš Electrical Electronics Communitcations Engineering 𝚊𝚝 πšπš‘πšŽ πš„πš—πš’πšŸπšŽπš›πšœπš’πšπš’ 𝚘𝚏 Cairo, Class πš‚πšŽπš™πšπšŽπš–πš‹πšŽπš› 𝟸0𝟸6

3a3del

Pinned Loading

  1. Spartan6DSP_ALSU Spartan6DSP_ALSU Public

    This project demonstrates the use of the DSP48A1 slice in the Xilinx Spartan-6 FPGA for implementing high-performance digital signal processing (DSP) operations.

    Verilog

  2. Algebraic-Division-Algorithm Algebraic-Division-Algorithm Public

    In the context of Multilevel Synthesis (MLS) used in digital circuit design, algebraic division plays a significant role, particularly in factoring and optimizing logic functions represented in Boo…

    Python

  3. Design-of-4-16-Decoder-for-Speed Design-of-4-16-Decoder-for-Speed Public

    This project presents the full-custom design of a 4-to-16 decoder, optimized for high-speed operation. The decoder converts a 4-bit binary input into one of 16 outputs, each corresponding to one of…

  4. Low-Power-Configurable-Full-Custom-ALU Low-Power-Configurable-Full-Custom-ALU Public

    This project involves the design and implementation of a low-power, fully customizable Arithmetic Logic Unit (ALU) capable of performing both arithmetic and logical operations.

    JavaScript