Skip to content
View AbishekBudihal's full-sized avatar
2 followers · 4 following

Achievements

Achievement: Pull Shark

Achievements

Achievement: Pull Shark

Block or report AbishekBudihal

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
AbishekBudihal/README.md

Abishek Budihal

Electronics engineer · Embedded firmware · Digital design

I work on AV system design at Online Instruments and build projects in embedded C and Verilog. My work spans register-level firmware, serial interfaces, analog-output hardware, and AXI4-Lite peripheral verification.

Previously, I worked on bare-metal firmware for ARM Cortex-M3 and AVR targets as a Firmware Intern at DRDO NSTL.

LinkedIn · Portfolio

Selected engineering work

AXI4-Lite peripherals and DMA control

Verilog register-file peripheral and DMA control front-end, with self-checking HDL testbenches. The register-file tests exercise readback and byte-enable writes; the DMA tests cover register programming, busy/done transitions, interrupt enable, zero-length errors, and repeated starts. The DMA front-end models completion with a counter.

The published testbenches reproduce 14 passing register-file checks and 11 passing DMA checks with Icarus Verilog. Coverage is measured against the explicit flags in each testbench.

RTL · Register-file testbench · DMA design and tests

PrecisionDAC

Hardware and firmware work for an ATxmega128A1U-controlled DAC81408 analog-output platform. The repository contains register-level C routines for SPI/DAC configuration and UART setup, alongside a system schematic covering the serial interface and power supplies. The published firmware is a development snapshot.

Firmware · Schematic

SimStage — AV planning workspace

A TypeScript application connecting room geometry, equipment placement, signal connections, and bill-of-materials data. Built around the AV design problems I work with: display visibility, equipment positioning, and system connectivity. Its viewing and acoustic calculations are planning estimates with documented assumptions.

Source and setup · Engineering assumptions

Technical focus

  • Firmware: embedded C, AVR/XMEGA, register-level peripheral configuration, SPI and UART.
  • Digital design: Verilog, AXI4-Lite register interfaces, finite-state machines, self-checking simulation, waveform debugging.
  • System integration: mixed-signal interfaces, schematics, AV signal chains, equipment selection and BOQ preparation.

Interested in embedded firmware, digital design, and hardware validation roles.

Pinned Loading

  1. AXI4-DMA-UVM-Verification-IP AXI4-DMA-UVM-Verification-IP Public

    Verilog AXI4-Lite register peripheral and DMA control model with self-checking testbenches, byte-write tests, status checks and IRQ checks.

    Verilog 1

  2. PrecisionDAC-High-Performance-Data-to-Analog-Conversion-Platform-XMEGA-DAC81408 PrecisionDAC-High-Performance-Data-to-Analog-Conversion-Platform-XMEGA-DAC81408 Public

    ATxmega128A1U and DAC81408 analog-output project: embedded C development snapshot, SPI/UART routines and hardware schematic.

    C 1

  3. SimStage_AVcustom_3D_simulator SimStage_AVcustom_3D_simulator Public

    TypeScript AV planning workspace with 3D room layout, equipment placement, signal connections and a shared bill of materials.

    TypeScript 1