Popular repositories Loading

1. CDC CDC Public

   Analyzes RTL designs for CDC violations like unsynchronized crossings and multi-bit bus hazards. Features 2FF/3FF synchronizer detection, SDC/YAML constraints, waiver files, multi-format reporting,…

   C++ 1

2. Digital-LDO-Hybrid-Design Digital-LDO-Hybrid-Design Public

3. ecc ecc Public

   Forked from openecos-projects/ecc

   A Chip Design Automation Solution with Open Source EDA Tools.

   Python

4. OpenROAD OpenROAD Public

   Forked from The-OpenROAD-Project/OpenROAD

   OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

   Verilog

5. ihp-sg13g2-librelane-template ihp-sg13g2-librelane-template Public

   Forked from IHP-GmbH/ihp-sg13g2-librelane-template

   LibreLane full-chip flow template for IHP SG13G2 OpenPDK

   Tcl

6. IHP-Open-PDK IHP-Open-PDK Public

   Forked from IHP-GmbH/IHP-Open-PDK

   130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:

   HTML