Popular repositories Loading
-
-
-
-
fir_accelerator_fpga
fir_accelerator_fpga PublicModular 16-tap pipelined FIR accelerator in Verilog with timing optimization, Vivado implementation, and timing closure on AMD Artix-7 FPGA.
Verilog
-
riscv-processor
riscv-processor PublicFive-stage RV32I-subset pipelined processor in Verilog with hazard handling, performance counters, and a JTAG-based scan DFT extension.
SystemVerilog
-
single-cycle-riscv-processor
single-cycle-riscv-processor PublicSingle-cycle RISC-V processor implemented in Verilog with modular datapath, control logic and progressive processor integration.
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.