Skip to content
View AyushKhetan's full-sized avatar

Highlights

  • Pro

Block or report AyushKhetan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Hello Hello Public

  2. CC_AI-ML_TASK CC_AI-ML_TASK Public

    Jupyter Notebook

  3. ACMw-AI-karaoke- ACMw-AI-karaoke- Public

    Forked from swarnim288/ACMw-AI-karaoke-

    Jupyter Notebook

  4. fir_accelerator_fpga fir_accelerator_fpga Public

    Modular 16-tap pipelined FIR accelerator in Verilog with timing optimization, Vivado implementation, and timing closure on AMD Artix-7 FPGA.

    Verilog

  5. riscv-processor riscv-processor Public

    Five-stage RV32I-subset pipelined processor in Verilog with hazard handling, performance counters, and a JTAG-based scan DFT extension.

    SystemVerilog

  6. single-cycle-riscv-processor single-cycle-riscv-processor Public

    Single-cycle RISC-V processor implemented in Verilog with modular datapath, control logic and progressive processor integration.