Skip to content
View Jovann2424's full-sized avatar

Block or report Jovann2424

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Busmaster_CANSocket Busmaster_CANSocket Public

    Busmaster komunikacija/ BUSMASTER-CANSocket (RPi)

    C

  2. 4-bit-dac 4-bit-dac Public

    Verilog

  3. cv32e40p cv32e40p Public

    Forked from openhwfoundation/cv32e40p

    CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

    SystemVerilog

  4. core-v-verif core-v-verif Public

    Forked from openhwfoundation/core-v-verif

    Functional verification project for the CORE-V family of RISC-V cores.

    Assembly

  5. palace-aws-demo palace-aws-demo Public

    Forked from LubomirJagos42/palace-aws-demo

    Running palace AWD demo projects for EM simulations which are verified.

    Python

  6. fpga-matrix-systolic-accelerator fpga-matrix-systolic-accelerator Public

    Low-level implementation of a systolic array-based matrix multiplication accelerator

    Python