jitlayers: Enable FastISel on AArch64 at -O0/-O1#60338
Closed
IanButterworth wants to merge 1 commit into
Closed
Conversation
FastISel was disabled on AArch64 in 2015 (PR JuliaLang#13393) to fix issue JuliaLang#13321, but that issue was specifically about 32-bit ARM (ARMv7) segfaults during bootstrap. The AArch64 exclusion was added conservatively alongside the ARM fix. AArch64 FastISel has been actively maintained upstream with recent bug fixes: - llvm/llvm-project#75993 (Jan 2024) - llvm/llvm-project#133987 (May 2025) This enables faster instruction selection for JIT compilation on AArch64 at lower optimization levels, reducing compilation latency.
Member
Author
|
Both this and #60339 are green. That PR is the more correct choice today, if I understand correctly. |
Member
|
I disabled it because we've seen several miscompiles on it. |
Member
Author
|
Ok. As you mention over in #60339 lets try that out. |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
FastISel was disabled on AArch64 in #13393 to fix issue #13321, but that issue was specifically about 32-bit ARM (ARMv7) segfaults during bootstrap. AFAICT the AArch64 exclusion was added conservatively alongside the ARM fix.
AArch64 FastISel has been actively maintained upstream with recent bug fixes:
This enables faster instruction selection for JIT compilation on AArch64 at lower optimization levels, reducing compilation latency.
Co-authored-by: Claude