Popular repositories Loading

1. IgniteChain IgniteChain Public

   Python

2. AES128-UVM AES128-UVM Public

   FFVDD - Team 15

   SystemVerilog 1

3. RV32I_Core RV32I_Core Public

   Verilog Implementation of RISC-V Core - RV32I

   Verilog 1

4. IIR_Filter IIR_Filter Public

   DSD : Team 1

   Verilog 1

5. cvw cvw Public

   Forked from openhwfoundation/cvw

   CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional cache…

   SystemVerilog

6. FIR-Filter_16tap FIR-Filter_16tap Public

   Forked from rombarak/FIR-Filter

   16-tap fixed-point FIR low-pass filter in Verilog, with pipelined MAC datapath, coefficient ROM and shift-register taps. Includes a self-checking testbench with built-in reference model and wavefor…

   Verilog