-
Student at Tokyo Metropolitan College of Industrial Technology
- Tokyo, Japan
-
11:08
(UTC +09:00)
Highlights
- Pro
Pinned Loading
-
opensusi-tr10-balanced-ternary-logic
opensusi-tr10-balanced-ternary-logic PublicBalanced ternary logic gates and a 1-trit multiply-add slice for OpenSUSI TR-1um, with Xschem schematics, KLayout layouts and SPICE verification.
Python
-
opensusi-tr10-ishi-vga
opensusi-tr10-ishi-vga PublicISHI logo VGA core for OpenSUSI TR-1um: RGB111, 7-terminal half-slot design, layout and verified submission
Python
-
opensusi-tr10-penguin-inverter
opensusi-tr10-penguin-inverter PublicOpenSUSI TR-1um inverter with Metal2 penguin silicon art
-
opensusi-tr10-sram512
opensusi-tr10-sram512 Public512-bit (16x32) 6T SRAM for OpenSUSI TR-1um: schematics, testbenches, layout and verification.
Python
-
tr1um_gds_viewer
tr1um_gds_viewer PublicForked from TinyTapeout/tinytapeout_gds_viewer
Browser-based 3D/2D GDS viewer for OpenSUSI TR-1um, forked from Tiny Tapeout GDS Viewer
JavaScript
If the problem persists, check the GitHub status page or contact support.




