Skip to content

Consolidated chages upto 22 sept 2023 2nd try#4

Open
PietDelaney wants to merge 306 commits into
mainfrom
Consolidated_Chages_upto_22-Sept-2023_2nd_try
Open

Consolidated chages upto 22 sept 2023 2nd try#4
PietDelaney wants to merge 306 commits into
mainfrom
Consolidated_Chages_upto_22-Sept-2023_2nd_try

Conversation

@PietDelaney

Copy link
Copy Markdown
Owner

No description provided.

yuri-panchul and others added 30 commits July 25, 2024 08:37
updated the pixel_mhz to keep the same of clk_mhz
removed the VGA_CLK output
Update way to access VGA with new configuration structure
Signed-off-by: Pete Delaney <pete.delaney.2@gmail.comq>
Added de1 Support to new framework
…les in the common folder and updated the xilinx_sythesis_script
Updated board_specific_top file for nexys4
yuri-panchul and others added 30 commits September 20, 2024 00:04
Get a compile error going from 9 to 10 bits.


Signed-off-by: Pete Delaney <piet.delaney@gmail.com>
Signed-off-by: verilog <piet.delaney@gmail.com>
Signed-off-by: Pete Delaney <piet.delaney@gmail.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.