Skip to content
View alaksana96's full-sized avatar

Block or report alaksana96

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
alaksana96/README.md

Hi, I'm Aufar Laksana 👋

I'm a Software/Machine Learning Engineer currently based in London, UK 🇬🇧

Work

I'm currently on a break. I'm using the time to do some NLP research.

I worked at a startup called Signal AI. I worked on building NLP systems to extract information out of huge amounts of text data for companies to gain insights. I led the technical design and implementation of the Enterprise Risk business, which ultimately led us to exiting to Battery Ventures.

Prior to that, I worked at JP Morgan. I did some stuff in E-Trading and Market Data.

On the side, I work on NotarEase. We are building an online notarization platform that will stop the need for physical, in-person visits to a notary.

Interests

My main tech interests are in NLP and Information Retrieval. I'm especially fond of solving problems where machine learning models suffer from massive class imbalances.

Education

I graduated from Imperial College London in 2019 with a MEng. Electronic & Information Engineering. This course was a combination of EE/CS, and I was able to take modules in both the Department of Electrical and Electronic Engineering and the Department of Computing.

Pinned Loading

  1. darknet-crowdhuman darknet-crowdhuman Public

    Forked from pjreddie/darknet

    YOLO Detector for the CrowdHuman Dataset. Detects people and heads. Contains training instructions on how to convert between CrowdHuman and Darknet annotations

    C 60 11

  2. FPGAGame FPGAGame Public

    Object Recognition on a DE0 FPGA for use in a simple game, built using HLS and Verilog as part of a First Year Project

    Verilog 1

  3. FinalYearProject FinalYearProject Public

    Final Year Project

    HTML 2