Pinned Loading

1. rv32i-pipelined-cpu rv32i-pipelined-cpu Public

   32-bit 5-stage pipelined RISC-V CPU (RV32I) in Verilog HDL. Supports ADD, SUB, AND, OR, LW, SW, BEQ, BNE with hazard handling (forwarding, stalls, flushes). Verified using testbenches and GTKWave, …

   Verilog 1