Repository navigation
Add RSA4096 to the PIV algorithm set - #10
Merged
Merged
Conversation
perso generate-key, perso import-key (plain N/E/D form), CSR and self-signed-cert signing, and profile key mechanisms all accept RSA4096 (mechanism 0x16), alongside the existing algorithms. generate-key gains the --create-key-object dev/eval fallback import-key already had, and 6F00 on RSA generate/import is reported as the chip's RSA size cap instead of the raw status word. Co-Authored-By: Claude Fable 5 <noreply@anthropic.com>
embarquech
approved these changes
Sep 4, 2026
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
perso generate-key,perso import-key(plain N/E/D form), CSR and self-signed-cert signing, and profile key mechanisms all acceptRSA4096(mechanism0x16), alongside the existing algorithms.Also:
generate-keygains the--create-key-objectdev/eval fallbackimport-keyalready had.6F00on RSA generate/import is reported as the chip's RSA size cap instead of the raw status word.CI locally: ruff check + format, pytest (347,
not real_card), mypy, sphinx-Wall green.🤖 Generated with Claude Code