A 32-bit CPU wired according to the RISC-V ISA under the guidance of Carnegie Mellon PhD student Sol Boucher