Skip to content

🐛 Fix dynamic handling of top-level interrupt initialization#937

Merged
elbeno merged 2 commits into
intel:mainfrom
elbeno:fix-dynamic-init-cache
Jun 30, 2026
Merged

🐛 Fix dynamic handling of top-level interrupt initialization#937
elbeno merged 2 commits into
intel:mainfrom
elbeno:fix-dynamic-init-cache

Conversation

@elbeno

@elbeno elbeno commented Jun 30, 2026

Copy link
Copy Markdown
Contributor

Problem:

  • The cached state of IRQs which are statically enabled is not properly
    initialized.

Solution:

  • For IRQs which have been statically enabled, make sure the cached register
    state is also set to enabled.

elbeno added 2 commits June 30, 2026 11:53
Problem:
- The cached state of IRQs which are statically enabled is not properly
  initialized.

Solution:
- For IRQs which have been statically enabled, make sure the cached register
  state is also set to enabled.
Problem:
- Interrupt register values are "cached", but it isn't really a cache: it's
  written through immediately and serves to avoid RMW. "Cache" implies things
  that don't occur; a better way to describe this is a shadow value.

Solution:
- Rename `cached_*` to `shadow_*` for the dynamic interrupt manager.
@elbeno
elbeno force-pushed the fix-dynamic-init-cache branch from e571e82 to 33ae5b8 Compare June 30, 2026 17:53
@elbeno
elbeno merged commit 0f64115 into intel:main Jun 30, 2026
28 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants