Bugfix/cvwsoc usb issues#12
Merged
Merged
Conversation
For memory coherency I am adding a 1 MB uncacheable memory region. A patch in pmachecker.sv was necessary. This will be first tested for USB issues. It is specially relevant for SV32 where PTE do not have cacheability bits. This solution would be used for RV32 and RV64.
This fixes issues found with the specific memory access patterns used for USB OHCI peripheral.
- Updated DTS to include the new uncacheable region. - Fixed timing constraint to catch all possible nets' naming. - typo on linux defconfig.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
No description provided.