[qcom-next] clk: qcom: qcs615: add SDCC2 apps clock support - #149
Merged
Gopinath Sekar (g-sekar) merged 1 commit intoSep 13, 2026
Merged
Gopinath Sekar (g-sekar) merged 1 commit into
Gopinath Sekar (g-sekar) merged 1 commit into
Conversation
QCS615 SDCC2 clock configurations source their parent from GPLL8. Enable GPLL8 through the vote mechanism before programming the SDCC2 RCG. Signed-off-by: Balaji Selvanathan <balaji.selvanathan@oss.qualcomm.com>
balajiselvanathan
force-pushed
the
pll-sdcc-talos
branch
from
September 11, 2026 16:00
5bc17dc to
cc9e8dd
Compare
Gopinath Sekar (g-sekar)
approved these changes
Sep 13, 2026
Gopinath Sekar (g-sekar)
merged commit Sep 13, 2026
357035f
into
qualcomm-linux:qcom-next
1 of 2 checks passed
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Add the SDCC2 apps clock used by the external SD card port on qcs615. The frequency table covers the standard SD rates up to 202 MHz.
The 202 MHz rate sources from GPLL8 which is currently disabled. Vote GPLL8 on before programming the RCG whenever the selected frequency uses it.
Upstream link: https://lore.kernel.org/u-boot/20260911-pll-sdcc-talos-v1-1-403f61254a19@oss.qualcomm.com/