Skip to content

Actions: rafa-rrayes/SHDL

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
41 workflow runs
41 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Nightly Nightly #15: Scheduled
10m 20s master
master
10m 20s
Nightly Nightly #14: Scheduled
8m 13s master
master
8m 13s
Nightly Nightly #13: Scheduled
10m 31s master
master
10m 31s
Nightly Nightly #12: Scheduled
10m 20s master
master
10m 20s
Nightly Nightly #11: Scheduled
10m 22s master
master
10m 22s
Nightly Nightly #10: Scheduled
10m 27s master
master
10m 27s
Nightly Nightly #9: Scheduled
10m 23s master
master
10m 23s
Nightly Nightly #8: Scheduled
10m 26s master
master
10m 26s
Nightly Nightly #7: Scheduled
10m 14s master
master
10m 14s
Nightly Nightly #6: Scheduled
10m 7s master
master
10m 7s
Nightly Nightly #5: Scheduled
10m 27s master
master
10m 27s
Nightly Nightly #4: Scheduled
10m 30s master
master
10m 30s
Nightly Nightly #3: Scheduled
10m 42s master
master
10m 42s
V1.0.0 Publish to PyPI #6: Release v1.0.0 published by rafa-rrayes
46s
46s
Fix: the per-cycle hot loops are now static void step_impl / static… CI #3: Commit 52d0863 pushed by rafa-rrayes
3m 32s master
master
3m 32s
Nightly Nightly #2: Scheduled
3m 53s master
master
3m 53s
Nightly Nightly #1: Scheduled
2m 45s master
master
2m 45s
Rename driver package pyshdl -> SHDL; drop .claude/ and tasks/ CI #2: Commit 43273b0 pushed by rafa-rrayes
2m 4s master
master
2m 4s
Release 1.0.0: rewrite becomes the published PySHDL CI #1: Commit dd13db5 pushed by rafa-rrayes
1m 53s master
master
1m 53s
v0.3.1 Publish to PyPI #5: Release v0.3.1 published by rafa-rrayes
39s
39s
v0.3.1: Fix bus alignment bug and add debug compilation pipeline Tests #11: Commit 0fe5d16 pushed by rafa-rrayes
37s master
master
37s
v0.3.0: Signal-width-aware bus compiler Publish to PyPI #4: Release v0.3.0 published by rafa-rrayes
34s
34s
v0.3.0: Signal-width-aware bus compiler Tests #10: Commit 4ccfa1e pushed by rafa-rrayes
38s master
master
38s
Integrate semantic analyzer into flattener pipeline for better error … Tests #9: Commit 5de5a24 pushed by rafa-rrayes
40s master
master
40s
v0.2.4 Publish to PyPI #3: Release v0.2.4 published by rafa-rrayes
45s
45s