Skip to content
View sarikzZ00's full-sized avatar

Block or report sarikzZ00

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. chipdevio_questions chipdevio_questions Public

    Some of the solutions to the https://chipdev.io/ questions

    SystemVerilog

  2. VLSI-for-DSP VLSI-for-DSP Public

    This repo contains some of the code implementing DSP blocks in RTL

    SystemVerilog

  3. eecs470 eecs470 Public

    The RTL code for eecs470 Computer Architecture class

    SystemVerilog