Skip to content
View schrodingerslemur's full-sized avatar

Highlights

  • Pro

Block or report schrodingerslemur

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
schrodingerslemur/README.md

Brendan Hendrata

FPGA/ASIC Design & Verification, Full stack, AI/ML
ECE, Carnegie Mellon University

I’ve worked across AI research internships, full-stack engineering fellowships, and chip-testing research while leading technical efforts at a non-profit. Currently more vested in digital design and verification work at the Centre for Hardware Security.

Pinned Loading

  1. ORV-ASM ORV-ASM Public

    RISCV ISA Assembler

    Python

  2. uart uart Public

    System Verilog UART implementation

    SystemVerilog 1

  3. pid-controller pid-controller Public

    Embedded Adaptive Motor Control on STM32

    C

  4. ORV-RISCV ORV-RISCV Public

    Ostrich RISC-V Processor

    SystemVerilog

  5. tech-wiki tech-wiki Public

    Repo for tech stacks I've learned throughout the years

    Python 1

  6. neural-network-ui neural-network-ui Public

    'Scratch-like' neural network drag and drop application

    HTML