Skip to content

Addig support for using a pre-defined GPIO port for RTU RTS. #156

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
aronpapp wants to merge 2 commits into
base: master
Choose a base branch
from

Bugfixing.

0a9f0ca
Select commit
Loading
Failed to load commit list.
Open

Addig support for using a pre-defined GPIO port for RTU RTS. #156

Bugfixing.
0a9f0ca
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs