Top level makefile #54

Open

Assignees

Labels

enhancementflowinvestigatepriority:low

opened

on Dec 30, 2023

A top level makefile could be introduced to either:

Synthesize and implement an IP for a FPGA target
Run a regression for a particular IP
Generate bitstream for a particular board
Once supported, run synthesis for an ASIC target

to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Assignees

teobiton

Labels

enhancementflowinvestigatepriority:low

Projects

No projects

Milestone

No milestone

Relationships

None yet

Development

No branches or pull requests