Reusable HDL modules, packages, and testbench utilities for FPGA and ASIC development, supporting both VHDL and Verilog.
-
Updated
Jan 5, 2026 - VHDL
Reusable HDL modules, packages, and testbench utilities for FPGA and ASIC development, supporting both VHDL and Verilog.
A VHDL code base that contains Utility Packages for both HDL and Testbenches
This repository contains VHDL implementations for all hardware design challenges (quests/questions) featured on the chipdev.io website.
Fully functional RISC-V compatible multicycle CPU built in Verilog. Includes ALU, datapath, FSM controller, memory, and testbenches.
Add a description, image, and links to the eda-playground topic page so that developers can more easily learn about it.
To associate your repository with the eda-playground topic, visit your repo's landing page and select "manage topics."