Beginner-friendly Tang Primer 20K FPGA IDE for Verilog/SystemVerilog: simulate, debug, build, upload and flash with one-command workflows.
-
Updated
Jul 27, 2026 - Python
Beginner-friendly Tang Primer 20K FPGA IDE for Verilog/SystemVerilog: simulate, debug, build, upload and flash with one-command workflows.
Develop FPGA designs for the Sipeed Tang Primer 20K with a complete IDE featuring simulation, waveform inspection, build tools, and JTAG support.
Add a description, image, and links to the fpga-beginners topic page so that developers can more easily learn about it.
To associate your repository with the fpga-beginners topic, visit your repo's landing page and select "manage topics."