Area & Power optimized RISC-V (RV32I) core with novel In-Register-File Computing (ACE-RF) architecture, implemented in SystemVerilog
-
Updated
Nov 9, 2025 - SystemVerilog
Area & Power optimized RISC-V (RV32I) core with novel In-Register-File Computing (ACE-RF) architecture, implemented in SystemVerilog
Add a description, image, and links to the in-register-computing topic page so that developers can more easily learn about it.
To associate your repository with the in-register-computing topic, visit your repo's landing page and select "manage topics."