CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
-
Updated
Aug 26, 2026 - SystemVerilog
#
riscv32imfc
Here are 2 public repositories matching this topic...
RISCV 32-bit Linux Processor
c linux fpga cpp eclipse gcc riscv debug verilog systemverilog interrupts vlsi openocd cadence riscv32 bitmanipulation riscv32imfc tsmc innovus 65nm
-
Updated
Jun 26, 2026 - Verilog
Add this topic to your repo
To associate your repository with the riscv32imfc topic, visit your repo's landing page and select "manage topics."