try to design a Single_Emission_Out-of-Order_Pipeline_RISC-V_Processor
-
Updated
May 20, 2024 - Verilog
#
rv64im
Here are 5 public repositories matching this topic...
FreeRTOS porting on 8-stage pipelined RISC-V CPU with HDMI and keyboards
cpu processor riscv freertos hdmi ps2 rtos risc-v microarchitecture rv32im rv64im 8-stage-pipeline riscv-freertos riscv-rtos xlen
-
Updated
Jul 30, 2026 - Verilog
Design guidelines and performance analysis for 10 RISC-V 5- to 8-stage pipeline variants based on basic_RV32S and IMA_make_RV64, covering ISA extension scaling, pipeline-depth sweep, and 100 MHz(125) timing closure on Artix-7 FPGA.
computer-science cpu fpga pipeline processor riscv verilog computer-architecture risc-v microarchitecture coremark rv32i dhrystone rv32 rv32im rv64 rv64i rv64im 8-stage-pipeline rv-im100
-
Updated
Aug 28, 2026 - Verilog
Add this topic to your repo
To associate your repository with the rv64im topic, visit your repo's landing page and select "manage topics."