Skip to content

Add support for Metrics simulator (DSim) to Vunit#756

Open
aimeepsutton wants to merge 2 commits intoVUnit:masterfrom
metrics-ca:master
Open

Add support for Metrics simulator (DSim) to Vunit#756
aimeepsutton wants to merge 2 commits intoVUnit:masterfrom
metrics-ca:master

Conversation

@aimeepsutton
Copy link

Hello Lars and Vunit maintainers, this pull request adds support for the Metrics simulator (DSim) to Vunit. So far only Verilog and SystemVerilog designs can be simulated with Metrics, however we are actively developing VHDL simulation capabilities. Once our VHDL support is sufficient, we will make another pull request to update the Metrics interface to Vunit accordingly.

Please contact me with any questions. I can provide you with access to the Metrics simulator for testing purposes.

@LarsAsplund
Copy link
Collaborator

Hi @aimeepsutton. Great to see your progress. Please, provide me with access and I will test this.

@eine eine modified the milestones: v4.7.0, v4.8.0, v5.0.0 Apr 19, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Projects

None yet

Development

Successfully merging this pull request may close these issues.

4 participants