Skip to content

Feature/idma #13

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
juanschroeder merged 3 commits into from
Jun 24, 2026
Merged

Feature/idma #13

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
c39abb5
cvwsoc: simulation improvements and bugfixes.
juanschroeder Jun 17, 2026
c3e7212
cvwsoc: adding iDMA config and disabling Xilinx CDMA.
juanschroeder Jun 24, 2026
331a312
cvwsoc: Adding iDMA desc64 and reg64 frontends.
juanschroeder Jun 24, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 4 additions & 0 deletions .gitmodules
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -90,3 +90,7 @@
path = addins/pulp/tech_cells
url = https://github.com/pulp-platform/tech_cells_generic.git
branch = master
[submodule "idma"]
path = addins/pulp/idma
url = https://github.com/juanschroeder/iDMA
branch = cvwsoc
2 changes: 1 addition & 1 deletion addins/cvwsoc/litedram/genesys2soc/include/generated/csr.h
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
//--------------------------------------------------------------------------------
// Auto-generated by LiteX (b3d0f0260) on 2026-03-21 22:19:06
// Auto-generated by LiteX (777d97377) on 2026-06-22 19:46:31
//--------------------------------------------------------------------------------

//--------------------------------------------------------------------------------
Expand Down
4 changes: 2 additions & 2 deletions addins/cvwsoc/litedram/genesys2soc/include/generated/git.h
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,8 +1,8 @@
//--------------------------------------------------------------------------------
// Auto-generated by LiteX (b3d0f0260) on 2026-03-21 22:19:06
// Auto-generated by LiteX (777d97377) on 2026-06-22 19:46:31
//--------------------------------------------------------------------------------
#ifndef __GENERATED_GIT_H
#define __GENERATED_GIT_H

#define LITEX_GIT_SHA1 "b3d0f0260"
#define LITEX_GIT_SHA1 "777d97377"
#endif
2 changes: 1 addition & 1 deletion addins/cvwsoc/litedram/genesys2soc/include/generated/mem.h
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
//--------------------------------------------------------------------------------
// Auto-generated by LiteX (b3d0f0260) on 2026-03-21 22:19:06
// Auto-generated by LiteX (777d97377) on 2026-06-22 19:46:31
//--------------------------------------------------------------------------------
#ifndef __GENERATED_MEM_H
#define __GENERATED_MEM_H
Expand Down
2 changes: 1 addition & 1 deletion addins/cvwsoc/litedram/genesys2soc/include/generated/soc.h
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
//--------------------------------------------------------------------------------
// Auto-generated by LiteX (b3d0f0260) on 2026-03-21 22:19:06
// Auto-generated by LiteX (777d97377) on 2026-06-22 19:46:31
//--------------------------------------------------------------------------------
#ifndef __GENERATED_SOC_H
#define __GENERATED_SOC_H
Expand Down
2 changes: 1 addition & 1 deletion addins/cvwsoc/litedram/genesys2w32soc/include/generated/csr.h
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
//--------------------------------------------------------------------------------
// Auto-generated by LiteX (777d97377) on 2026-06-09 14:12:28
// Auto-generated by LiteX (777d97377) on 2026-06-22 19:53:44
//--------------------------------------------------------------------------------

//--------------------------------------------------------------------------------
Expand Down
2 changes: 1 addition & 1 deletion addins/cvwsoc/litedram/genesys2w32soc/include/generated/git.h
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
//--------------------------------------------------------------------------------
// Auto-generated by LiteX (777d97377) on 2026-06-09 14:12:28
// Auto-generated by LiteX (777d97377) on 2026-06-22 19:53:44
//--------------------------------------------------------------------------------
#ifndef __GENERATED_GIT_H
#define __GENERATED_GIT_H
Expand Down
2 changes: 1 addition & 1 deletion addins/cvwsoc/litedram/genesys2w32soc/include/generated/mem.h
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
//--------------------------------------------------------------------------------
// Auto-generated by LiteX (777d97377) on 2026-06-09 14:12:28
// Auto-generated by LiteX (777d97377) on 2026-06-22 19:53:44
//--------------------------------------------------------------------------------
#ifndef __GENERATED_MEM_H
#define __GENERATED_MEM_H
Expand Down
2 changes: 1 addition & 1 deletion addins/cvwsoc/litedram/genesys2w32soc/include/generated/soc.h
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
//--------------------------------------------------------------------------------
// Auto-generated by LiteX (777d97377) on 2026-06-09 14:12:28
// Auto-generated by LiteX (777d97377) on 2026-06-22 19:53:44
//--------------------------------------------------------------------------------
#ifndef __GENERATED_SOC_H
#define __GENERATED_SOC_H
Expand Down
306 changes: 152 additions & 154 deletions ...cvwsoc/litedram/litedram_genesys2_fixed.v → addins/cvwsoc/litedram/litedram_genesys2.v
View file
Open in desktop

Large diffs are not rendered by default.

Loading
Loading