Design and analysis of a 7T SRAM cell using Cadence Virtuoso in 90 nm CMOS technology.
-
Updated
Feb 23, 2026
#
90nm-technology
Here are 2 public repositories matching this topic...
Transistor-level design and transient simulation of a 4-bit Ripple Carry Adder using CMOS logic in Cadence Virtuoso (90 nm GPDK).
vlsi cadence-virtuoso cadence cmos analog-design ripple-carry-adder digital-vlsi transistor-level 90nm-technology spectre-simulation
-
Updated
Jan 10, 2026
Improve this page
Add a description, image, and links to the 90nm-technology topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the 90nm-technology topic, visit your repo's landing page and select "manage topics."