Optimal gate sizing of digital circuits using geometric programming
-
Updated
Aug 18, 2016 - C++
#
gate-sizing
Here are 2 public repositories matching this topic...
Performed power analysis of a half subtractor circuit using parametric analysis for 180nm technology with Cadence Virtuoso
-
Updated
Oct 8, 2025
Improve this page
Add a description, image, and links to the gate-sizing topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the gate-sizing topic, visit your repo's landing page and select "manage topics."