Skip to content
View gitBeraTB's full-sized avatar

Block or report gitBeraTB

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. RISCV-Safety-BIST-IP RISCV-Safety-BIST-IP Public

    ISO 26262 Compliant Runtime BIST Controller for RISC-V Processors (SystemVerilog/UVM-Lite)

    SystemVerilog 1

  2. Sparse-V-Accelerator Sparse-V-Accelerator Public

    High-performance AI inference Engine

    SystemVerilog

  3. Non-Stationary-Electron-Transport-Simulation Non-Stationary-Electron-Transport-Simulation Public

    MATLAB simulation of non-stationary electron transport using Boltzmann Transport Equations. Models Velocity Overshoot and Energy Relaxation for high-frequency (THz) semiconductor devices

    MATLAB

  4. Async-FIFO-Formal-Verification Async-FIFO-Formal-Verification Public

    "SystemVerilog Asynchronous FIFO implementation verified with Cocotb."

    Python

  5. Scalable-Parametric-MAC-Accelerator-Tile-ASIC-Design- Scalable-Parametric-MAC-Accelerator-Tile-ASIC-Design- Public

    This accelerator performs the fundamental matrix operation Y = W × X , where X is an input vector and W is a weight matrix.

    Verilog 1 1