This is where I am putting first RISC-V RV32I single-cycle processor (in development)
cpu fpga processor riscv rtl verilog systemverilog computer-architecture soc formal-verification yosys risc-v digital-design rv32i verilator symbiyosys cpu-core oss-cad-suite riscv-formal riscv-tests
-
Updated
Jul 31, 2026 - SystemVerilog